Facilitating Low Power Scan Test in RTL Compiler
نویسندگان
چکیده
Low Power Design is a critical concern and metric for today's complex designs. During scan based manufacturing test, power dissipation becomes even more critical as the chip may not have been designed to tolerate excessive switching during scan test. Excessive power dissipation during scan test can result in excessive voltage variations, reduced noise margins and other signal integrity issues which could invalidate the test or may lead to premature chip failure. This presentation will highlight some of the power related issues during scan test. We will also demonstrate how the Cadence Encounter RTL Compiler provides a novel solution by estimating power dissipation during scan operation by analyzing the ATPG test patterns even before the complete DFT design is complete. Using this information, designers will be able to properly budget the power in their designs, and will be able to direct ATPG to limit switching activity during test.
منابع مشابه
Power Reduction Through RTL Clock Gating
This paper describes a design methodology for reducing ASIC power consumption through use of the RTL clock gating feature in Synopsys Power Compiler. This feature causes inactive clocked elements to have clock gating logic automatically inserted which reduces power consumption on those elements to zero when the values stored by those elements are not changing. The RTL clock gating feature allow...
متن کاملA Novel Power Efficient On-chip Test Generation Scheme for Core Based System-on-chip (soc)
In this paper, a modified programmable twisted ring counter (MPTRC) based on-chip test generation scheme is proposed. It is used as built-in-self-test (BIST) pattern generator for high performance circuits with simple test control. This method is used to achieve low power and reduced test time for digital circuits. The MPTRC module is designed with Cadence NClaunch platform using Verilog HDL an...
متن کاملTechniques for Power-Aware Hardware Synthesis from Concurrent Action Oriented Specifications
Specification of a concurrent system using CAOS (Concurrent Action Oriented Specifications) (CAOS) as illustrated by Bluespec Inc.’s Bluespec System Verilog provides a high abstraction level, effective concurrency management through atomicity, and powerful compilation to efficient RTL hardware. In this paper, we present two algorithms that make CAOS to RTL synthesis power-aware and produce RTL ...
متن کاملRTL Level Preparation of High-Quality/Low-Energy/Low-Power BIST
While high-quality BIST (Built-In Self Test) based on deterministic vectors often has a prohibitive cost, pseudorandom based BIST may lead to low DC (Defects Coverage) values, requiring however very long test sequences with the corresponding energy waste and possible overheating due to extra switching activity caused by test vectors. The purpose of this paper is to discuss how a recently propos...
متن کاملF-Scan: A DFT Method for Functional Scan at RTL
Due to the difficulty of test pattern generation for sequential circuits, several design-for-testability (DFT) approaches have been proposed. An improvement to these current approaches is needed to cater to the requirements of today’s more complicated chips. This paper introduces a new DFT method applicable to high-level description of circuits, which optimally utilizes existing functional elem...
متن کامل